

Recent Developments in Measurement and Metrology at ASML

Dr. Maarten Voncken Director Research Metrology

November 30, 2023 W3+ Fair Jena

Outline

- Moore's law
- Metrology inside the scanner
 - Alignment sensor
 - Level sensor
- Metrology outside the scanner
 - Yieldstar
 - Digital Holographic Microscopy
- New Metrology concept for 3D measurements
- Conclusions



Moore's law evolution: the next 20 years

System scaling to satisfy the need for performance and energy consumption

1020 **System Energy** System improvements **System** Efficient Performance³ **10**¹⁸ dominated by Transistor scaling scaling [J⁻¹s⁻¹] **10**¹⁶ From transistor to system scaling **10**¹⁴ **Transistor Energy** Efficient Performance² **10**¹² [J¹s⁻¹] **10**¹⁰ Transistor density² [#/mm²] 108 Device and layout optimization Litho density² (Contact Poly Pitch*Metal Pitch)⁻¹ 10⁶ [10⁹/mm²] 104 **Clock Frequency**¹ [MHz] 10² 1970 1980 1990 2000 2010 2020 2030 2040 SML

Sources: ¹Karl Rupp, ² ASML data and projection using Rup, ³Mark Liu TSMC normalized to transistor EEP in 2005

ASML

Slide 3 TC 2021



ASML Source: Luc van den Hove, IMEC. "The endless progression of Moore's Law" ISS, April 2022

Holistic litho: Integration of Litho, Metro and Comp Litho around EPE¹

Lithography scanner with advanced control capability







Page 6 Public

Optical Metrology in the Lithography Scanner



A lithography tool has 2 critical wafer-metrology sensors:

These sensors are used *before* the wafer is exposed



ASML

Alignment Sensor Challenges



Level Sensor Challenges

Level Sensor works with Triangulation principle

Goal:

- Make height map of full 300 mm wafer at a spatial resolution of ~0.5*1 mm (1e5 data points), to be able to print all features in focus
- At ~nm accuracy
- In ~1 second
- Be robust for process dependency
 - Hardmasks become thinner with new process nodes
 - Focus budgets become tighter, needing more accurate Level Sensor measurements



Layer thickness variations (and secondary reflections) can cause reflections from different interfaces in the stack, leading to offsets in measured height. These offsets vary with product layer variations.



Yieldstar Optical Metrology

(Scatterometry sensor for Overlay Measurement, using dark field microscopy)

 I_{+1} I_{-1} +1 large spot illuminates the full target

Goal:

- Overlay marks as small as possible
- With a pitch as small as possible (preferably similar to product features)
- Be robust for mark deformations
- Very fast readout (100s 1000s marks per wafer)
- At low cost

ASML

Potential Successor to Yieldstar – Digital Holographic Microscopy (DHM)

- Yieldstar optics become more complicated with each new generation
- DHM may offer a solution forward:
 - Simpler optics
 - Coherent illumination
 - Phase retrieval via digital holography
 - Strong computational correction possibilities
 - Simpler optics allow for more broadband use (towards the IR)



New 3D metrology tools needed to measure 3D structure with nm accuracy Soft X-ray (10-20nm) metrology being explored by ASML



Page 13 Public

SXR demonstration of capabilities

Joined Intel-ASML paper SPIE 2023





ASML intel

Conclusions

- Moore's law is alive, but will be driven by more than just 2D scaling
- ASML's products require extensive metrology capabilities, both inside and outside the scanner
- Active research and product development is ongoing to develop the next generations of measurement systems
 - Alignment and Level Sensor inside the litho-scanner
 - Yieldstar, DHM and Soft X-Ray as stand-alone metrology tools
- In all these measurement systems optics plays a key role

